Job Description
- RTL design
using VHDL, Verilog, or SystemVerilog
- Design of state machines, data paths,
arbitration and clock domain crossing, sensor signal scanning logic
- Logic synthesis, timing constraints
- Exposure to Design For Test, understanding
of scan concept and writing DFT friendly RTL
- Synthesis and electrical rule checking Equivalence checking
- Prior experience with Asynchronous Design